看过本文的还看了

相关文献

该作者的其他文献

文献详情 >New Hybrid Digital Circuit Design T... 收藏
New Hybrid Digital Circuit Design Techniques for Reducing Subthreshold Leakage Power in Standby Mode

New Hybrid Digital Circuit Design Techniques for Reducing Subthreshold Leakage Power in Standby Mode

作     者:Manish Kumar Md. Anwar Hussain Sajal K. Paul 

作者机构:Department of ECE North Eastern Regional Institute of Science & Technology Nirjuli Arunachal Pradesh India Department of Electronics Engineering Indian School of Mines Dhanbad Jharkhand India 

出 版 物:《Circuits and Systems》 (电路与系统(英文))

年 卷 期:2013年第4卷第1期

页      码:75-82页

摘      要:In this paper, four new hybrid digital circuit design techniques, namely, hybrid multi-threshold CMOS complete stack technique, hybrid multi-threshold CMOS partial stack technique, hybrid super cutoff complete stack technique and hybrid super cutoff partial stack technique, have been proposed to reduce the subthreshold leakage power dissipation in standby modes. Techniques available in literature are compared with our proposed hybrid circuit design techniques. Performance parameters such as subthreshold leakage power dissipation in active and standby modes, dynamic power dissipation and propagation delay, are compared using existing and proposed hybrid techniques for a two input AND gate. Reduction of subthreshold leakage power dissipation in standby mode is given more importance, in comparison with the other circuit design performance parameters. It is found that there is reduction in subthreshold leakage power dissipation in standby and active modes by 3.5× and 1.15× respectively using the proposed hybrid super cutoff complete stack technique as compared to the existing multi-threshold CMOS (MTCMOS) technique. Also a saving of 2.50× and 1.04× in subthreshold leakage power dissipation in standby and active modes respectively were observed using hybrid super cutoff complete stack technique as compared to the existing super cutoff CMOS (SCCMOS) technique. The proposed hybrid super cutoff stack technique proved to perform better in terms of subthreshold leakage power dissipation in standby mode in comparison with other techniques. Simulation results using Microwind EDA tool in 65 nm CMOS technology is provided in this paper.

主 题 词:Subthreshold Leakage Power Standby Mode Active Mode Propagation Delay 

学科分类:1002[医学-临床医学类] 100214[100214] 10[医学] 

D O I:10.4236/cs.2013.41012

馆 藏 号:203459328...

读者评论 与其他读者分享你的观点

用户名:未登录
我的评分