Matrix Operations Design Tool for FPGA and VLSI Systems

作     者：Semih Aslan Jafar Saniie Semih Aslan;Jafar Saniie

作者机构：Ingram School of Engineering Electrical Engineering Texas State University San Marcos TX USA Department of Electrical and Computer Engineering Illinois Institute of Technology Chicago IL USA 

出 版 物：《Circuits and Systems》 (电路与系统（英文）)

年 卷 期：2016年第7卷第2期

页      码：43-50页

摘      要：Embedded systems used in real-time applications require low power, less area and high computation speed. For digital signal processing, image processing and communication applications, data are often received at a continuously high rate. The type of necessary arithmetic functions and matrix operations may vary greatly among different applications. The RTL-based design and verification of one or more of these functions could be time-consuming. Some High Level Synthesis tools reduce this design and verification time but may not be optimal or suitable for low power applications. The design tool proposed in this paper can improve the design time and reduce the verification process. The design tool offers a fast design and verification platform for important matrix operations. These operations range from simple addition to more complex matrix operations such as LU and QR factorizations. The proposed platform can improve design time by reducing verification cycle. This tool generates Verilog code and its testbench that can be realized in FPGA and VLSI systems. The designed system uses MATLAB-based verification and reporting.

主 题 词：FPGA VLSI Matrix Operations Design Tools MATLAB 

学科分类：08[工学] 0812[工学-测绘类] 

D　O　I：10.4236/cs.2016.72005

馆 藏 号：203459498...