限定检索结果

检索条件"主题词=Circuit design"
11 条 记 录,以下是1-10 订阅
视图:
排序:
A fuzzy-logic-based approach to accurate modeling of a double gate MOSFET for nanoelectronic circuit design
收藏 引用
《Journal of Semiconductors》2012年 第9期33卷 43-49页
作者:F.Djeffal A.Ferdi M.ChahdiLEADepartment of ElectronicsUniversity of Batna05000 BatnaAlgeria LEPCMDepartment of ElectronicsUniversity of Batna05000 BatnaAlgeria 
The double gate (DG) silicon MOSFET with an extremely short-channel length has the appropriate fea- tures to constitute the devices for nanoscale circuit design. To develop a physical model for extremely scaled DG M...
来源:详细信息评论
A Novel Self-adaptive circuit design Technique Based on Evolvable Hardware
收藏 引用
《International Journal of Automation and computing》2020年 第5期17卷 744-751页
作者:Jun-Bin Zhang Jin-Yan Cai Ya-Feng Meng Tian-Zhen MengDepartment of Electronic and Optical EngineeringMechanical Engineering CollegeShijiazhuang 050003China 
Since traditional fault tolerance methods of electronic systems are based on redundant fault tolerance technique,and their structures are fixed when circuits are designed,the self-adaptive ability is *** order to solv...
来源:详细信息评论
design of a DTCTGAL circuit and its application
收藏 引用
《Journal of Semiconductors》2009年 第11期30卷 103-108页
作者:汪鹏君 李昆鹏 梅凤娜Institute of Circuits and SystemsNingbo University 
By research on the switch-signal theory for multiple-valued logic circuits, the theory of three essential elements and the principle of adiabatic circuits, a design scheme for a double power clock ternary clocked tran...
来源:详细信息评论
design OF TWO-PHASE SINUSOIDAL POWER CLOCK AND CLOCKED TRANSMISSION GATE ADIABATIC LOGIC circuit
收藏 引用
《Journal of Electronics(China)》2007年 第2期24卷 225-231页
作者:Wang Pengjun Yu JunjunInstitute of Circuits and Systems Ningbo University Ningbo 315211 China 
First the research is conducted on the design of the two-phase sinusoidal power clock generator in this paper. Then the design of the new adiabatic logic circuit adopting the two-phase sinusoidal power clocks--Clocked...
来源:详细信息评论
design of replica bit line control circuit to optimize power for SRAM
收藏 引用
《Journal of Semiconductors》2016年 第12期37卷 70-75页
作者:汪鹏君 周可基 张会红 龚道辉Institute of Circuits and SystemsNingbo University 
A design of a replica bit line control circuit to optimize power for SRAM is proposed. The proposed design overcomes the limitations of the traditional replica bit line control circuit, which cannot shut off the word ...
来源:详细信息评论
design OF LIGHTWEIGHT PUF circuit BASED ON SELECTABLE CROSS-COUPLED INVERTERS
收藏 引用
《Journal of Electronics(China)》2014年 第6期31卷 513-518页
作者:Zhang Xuelong Li Jianrui Wang Pengjun Zhang YuejunInstitute of Circuits and Systems Ningbo University 
By analyzing the principle of process variations, a lightweight Physical Unclonable Function (PUF) circuit based on selectable cross-coupled inverters is proposed in this paper. Firstly, selectable cross-coupled inv...
来源:详细信息评论
design of ternary clocked adiabatic static random access memory
收藏 引用
《Journal of Semiconductors》2011年 第10期32卷 147-151页
作者:汪鹏君 梅凤娜Institute of Circuits and SystemsNingbo University 
Based on multi-valued logic,adiabatic circuits and the structure of ternary static random access memory (SRAM),a design scheme of a novel ternary clocked adiabatic SRAM is *** scheme adopts bootstrapped NMOS transis...
来源:详细信息评论
Optimization of Global Signal Networks for Island-Style FPGAs
收藏 引用
《Journal of Semiconductors》2008年 第9期29卷 1764-1769页
作者:倪明浩 陈陵都 刘忠立中国科学院半导体研究所北京100083 
We present a staggered buffer connection method that provides flexibility for buffer insertion while designing global signal networks using the tile-based FPGA design methodology. An exhaustive algorithm is used to an...
来源:详细信息评论
Static CMOS Implementation of Logarithmic Skip Adder
收藏 引用
《Journal of Semiconductors》2003年 第11期24卷 1159-1165页
作者:贾嵩 刘飞 刘凌 陈中建 吉利久北京大学微电子研究院北京100871 
circuit design of 32 bit logarithmic skip adder (LSA) is introduced to implement high performance,low power *** carry lookahead adder is included into groups of carry skip adder and the hybrid structure costs 30% les...
来源:详细信息评论
New Active Digital Pixel circuit for CMOS Image Sensor
收藏 引用
《Semiconductor Photonics and Technology》2001年 第2期7卷 65-69,75页
作者:WUSun-tao ParrGerard Dept.ofPhys.XiamenUniversityXiamen361005CHN FacultyofInformaticsUniversityofUlsterBT521SAN.IrelandUK 
A new active digital pixel circuit for CMOS image sensor is designed consisting of four components: a photo-transducer, a preamplifier, a sample & hold (S & H) circuit and an A/D converter with an inverter. It...
来源:详细信息评论
聚类工具 回到顶部