摘要：Aim To design an ASIC based on CORDIC(coordinate rotations digital computer) to meet the requirement of coordinate conversion in high speed radar signal processing. Methods A new pipeline CORDIC architecture easily realized in VLSI was introduced. Results and Conclusion The results of hardware simulation with FPGA show that the pipeline CORDIC architecture meets the requirement.